# **Commodore External RAM Expansion Cartridges**

# Dale A. Castello Montgomery, AL

# Transfer commands for your external storage area!

Editor's Note: Although the 1700 and 1750 Expansion RAM modules will work on the C64, they draw about 200 milliamps and the C64 power supply can not handle the extra load. Should you wish to use either of these with the C64, you'll need a higher output power supply. However, the Commodore 1764 External RAM Expansion comes with a replacement power supply, and Dale's software will also work with the 1764. Naturally, the C128 supplies ample power for operating the expansion RAM in 64 mode with Dale's program.

After many months of anticipation, the expansion RAM cartridge for the C128 is finally available at local stores and by mail. It comes in two versions: the 1700 contains 128K bytes of memory and the 1750 contains 512K bytes. Only the 1750 is readily available. This memory expansion cannot be directly addressed like the resident memory banks internal to the C128. Instead, access is established through the I/O space from \$DF00 to \$DF0A. Because the expansion cards use the computer's direct memory access (DMA) capability, a memory bank containing the C128 I/O space does not need to be turned on during the actual transfer. Commodore recommends that transfers be done with the 1MHz clock rate so as to avoid conflicts with the memory bus access. Transfers at 2MHz can be done, if the VIC screen is blanked and the instruction following the command execution does not make a write to memory.

The card offers four functions:

- (1) FETCH transfers from external RAM to internal RAM
- (2) STASH transfers from internal RAM to external RAM
- (3) SWAP exchanges internal and external RAM
- (4) VERIFY compares internal and external RAM

C128 BASIC implements the first three of these functions. The fourth function may be executed through use of pokes in C128 mode. A program to implement all four of these functions in C64 mode is discussed later in this article.

## **Physical Layout**

The expansion RAM chips and DMA controller are housed in a C128–colored, plastic unit which is 5 1/4 inches wide and extends 4 1/2 inches behind the computer when plugged into

the expansion port. There is no edge connector on the unit to permit other bus devices to be plugged into it. Inside the case are the DMA controller chip and 16 memory chips. The chips are either 64K by 1 bit for the 1700 or 256K by 1 bit for the 1750. Wire straps on the card indicate that Commodore designed the circuit card for 128K, 256K, and 512K byte configurations.

### **Internal Registers And Operation**

The external RAM controller appears at I/O addresses \$DF00 through \$DF0A. Of these eleven addresses in the controller: one is for status, three for control, and the rest for addresses. All of the registers are read/write except the status register which is read only.

In order to activate an operation, the starting memory locations in internal and external RAM, the block size, some special options, and the command must be written to the controller. The actual transfer occurs either immediately following the write of the command or after the next bank switch of the C128. The latter feature permits the C128 banks to be reconfigured prior to the transfer so that memory under I/O may be transferred.

The internal computer RAM starting address is placed in \$DF02/\$DF03 in normal low/high byte order. The C128 bank configuration must be set in \$FF00 or in location 1 if you are using a C64.

The external RAM is banked in increments of 64K bytes. Because it is only possible to address 64K memory locations using two bytes, the starting location in the external RAM requires three locations. The location is given in normal low to high order in \$DF04 through \$DF06. The values in \$DF06 are limited to 0–1 for the 1700 and 0–7 in the 1750. If the block of data to be transferred extends across a bank boundary, the DMA controller automatically increments the bank register.

The size of the transfer is set in locations \$DF07 and \$DF08 in normal order. Transfers are limited to 64K bytes with all block sizes normal except size value of zero means 64K.

The DMA controller also permits an interrupt to be set when it completes its operation. Because the DMA controller disables normal CPU processing on the C128, this capability is not used on the C128. This means the interrupt must be processed by the user's program and will not be handled by the operating system. Location \$DF09 is the interrupt mask for the controller. It works in the same way as the interrupt mask registers on other I/O devices. During a write, mask bit 7 determines if the interrupt will be enabled or disabled. Two conditions may be set: bit 6 causes an flag at the end of an operation and bit 5 sets a flag if a verify error occurs. The actual interrupt event is signalled by the setting of bit 7 in the status register. A read of \$DF00 (the status register) will indicate which event caused the interrupt. Bits 6 and 5 of the status register. A read of the status register is destructive and will clear bits 5–7.

The status register has one more bit of interest. Bit 4 indicates whether a 1700 or 1750 is attached. If the bit is set, a 1750 is attached; otherwise, a 1700 is attached. The last two registers determine the operation of the controller. The register at \$DF01 is called the command register and the one at \$DF0A is the address control register.

During normal operation you will want both the internal and external addresses to increment as each byte is transferred. There are special cases where you would want to hold one address constant, such as a direct transfer with I/O. Bits 6 and 7 at \$DF0A are normally zero which permits both addresses to increment. If bit 7 is set, the C128 address will be fixed. If bit 6 is set, the external RAM address will be fixed.

The register at \$DF01 is the command register. It is set after all the other registers are set and determines the function to be performed. All bits must be set during a single write to the register. Bit 7 must always be set and it executes the function specified by the other bits and registers. Setting bit 5 enables the auto-reload feature. This causes the initial internal memory start address, the external memory start address, and block length to be reset after the function is completed to their values before the function. This option is of value if the same addresses are used repeatedly, such as the VIC screen in computer memory. The user need only set the addresses which change between commands. A disadvantage of the auto-reload feature is that the reload will occur even after an error is found during a verify operation. This destroys the address pointers to the errored byte.

Setting bit 4 enables the bank switch delay. When selected, the actual DMA transfer will not occur until the C128 bank is set by a store to location \$FF00. This is the mode of operation used by C128 BASIC. It will not function properly in C64 operation. Finally, bits 0–1 of the command determine the function:

Function
'n

- 00 Transfer from internal to external RAM (STASH)
- 0 1 Transfer from external to internal RAM (FETCH)
- 10 Exchange internal and external RAM (SWAP)
- 1.1 Compare internal and external RAM

After an operation is complete, the address registers will advance by the length register. The length register will be set to one unless auto-reload is enabled. If there is a bad byte detected during a verify operation, the internal and external address registers will point to one location beyond the mismatch.

#### **C64 Operation**

There are no commands built into the C64 BASIC to support the external RAM. Therefore, the program accompanying this article provides a BASIC extension of four new commands. The syntax of the commands is the same as in the C128 BASIC except an "@" has been added in front of each. The "@" is part of the keyword and no space should follow it. Any valid expression may be used for the arguments.

@FETCH <length>,<C64 addr>,<RAM addr>,<RAM bank> @STASH <length>,<C64 addr>,<RAM addr>,<RAM bank> @SWAP <length>,<C64 addr>,<RAM addr>,<RAM bank> @COMPARE <length>,<C64 addr>,<RAM addr>,<RAM bank>

Where:

```
range 0–65535 is size of memory block (0 means 64K)
<C64 addr> range 0–65535 is starting loc. in computer memory
<RAM addr> range 0–65535 is starting loc. in expansion mem.
<RAM bank>is expansion memory bank range 0–1 for 1700
range 0–7 for 1750
```

The wedge is activated by SYS 52992 and deactivated by SYS 53020. Care has been taken to permit other wedges to coexist with the expansion RAM wedge provided it is the last wedge activated. The code has been compacted so that it fits in \$CF00-\$CFFF.

#### **Applications**

The application program provided in this article will permit the graphics examples contained on the expansion–RAM demonstration disk to be executed on a C64, provided changes are made to C128 tokens and the graphics screen is properly positioned. Other graphics programs may also be modified. The author is currently working on a virtual disk which will permit some graphics adventure games to be played without disk access.

The availability of the space of three single sided disks at 1MHz transfer rates permits a entirely new realm of games and applications to be considered. One application I use is to place my assembler on RAM and "fetch" it into memory when ever I am ready to run it. I have also written a package to copy and modify text adventure games to use the external RAM. Text adventure games which have a lot of disk access come "alive" when RAM instead of disk is used. High speed, single drive copying of filled, single and double–sided disks without disk swapping is great.

39

	\$DF00 \$DF01	Status	7	6	5			4		PT 1.71.	2			
	\$DF01	oldius	Intorment	End Function	Verify Error	4 512k RAM	1	3	- Direct		Version	N	1 0	
		Command	Interrupt Execute	Reserved	Auto-Load	No \$FF0	-	Reser	bev	Rese			Transfer Type 0–3	
~ ~ ~ ~ ~		C128 Start	Execute	Reserved	Auto-Load			Transfer Type 0–3						
~ ~ ~ ~ ~	\$DF02 \$DF03	Address	There where	the state way and the	When Experily	10 20 20 47	ow-Byt		No startes	1000	the state	Mary .	The state of the state of the	
		External					igh-By		(secondary)	in the second	1111	- Marinet	and the spectrum and	
00 00	\$DF04				indexistri 244		ow-Byt		NG UMA	non	2736276	6.01	na an thur an an an	
	\$DF05	RAM Start		12 Linderson		and a second second	igh-By			Ren	- 14 - C	) a long	NOL STORE CARLE	
	\$DF06	Address		and contraction		ank-Byte (								
	\$DF07	Block		WE STORE OF STORE OF STORE	L		(\$0000 means \$10000)							
	\$DF08	Length				F.	igh-By	rte		L. Marty	-		the second second	
	\$DF09	Intr.Mask	On/Off	End Function	Verify Error	and the	1		12	rese	rved	il and	the provide and	
	\$DF0A	Addr.Cntrl	Fix C128 Add	Fix RAM Addr	thomps wit		1	See.	reserv	red	1		The second second	
]	LN	1000 rem s	ave' '0:xram		er	HL EF EF	138 139	30 da	ata 164, ata 144,	1 141	, 134, , 1,	1 223	, 223, 120, 162, 24 , 44, 0, 223, , 165, 122, 208,	
	KF HL			m will create		MJ AJ							, 173, 0, 223, 14	
	HF			l''xram64.ob		GP							, 223, 141, 13, , 14, 3, 132,	
	OF			en 8,8,1,' '0:x		JM		420 data 173, 3, 223, 141, 14, 3, 430 data 88, 76, 67, 207, 32, 253,						
	PJ			: if e then clos		OB		1440 data 158, 173, 76, 247, 183						
			t e;e\$;b;c: stop									- Internet and the second		
	LD		= 52992 to 53244: read x: print#8,chr\$(x);											
			ch + x: next:						PA	L So	urce l	Listi	ng	
	GO			n print ' 'chec	ksum error!' '		EI G		000 rem sa	ve' '0:>	ram64.p	pal' ',8		
	KO	: stop							10 rem **					
	KO		nt ' '** finished! **' ' nt ' 'load xram64.obj,8,1 and sys52992 to enable' '   DD   1020 open 8,8,1,1 ' '0:xram64.obj' ' HN   1030 sys700 DD   1040 .opt o8											
	GJ		HD 1050 * = \$cf00											
	GF	1110 end	0,000020.				K.		60 ; 70 ; a pro	aram to	implem	nent ex	ternal	
	EN	1120 :					IF	P 10	80 ; ram fi 90 ; c128	unction	on a c-			
	FC	1130 data	0, 207, 16	2, 70, 160, 2	207, 204, 9		CI	M 11	00;					
	LI	1140 data		8, 173, 8,			IF L		10 ; dale a 20 ; 5964					
	JK			9, 3, 141,			DI		30 ; monte 40 ;	gomery	al 3611	6		
				0, 9, 3, 0, 207, 200, 2			C	F 11	50; imple					
	FE LP			9, 207, 200, 2 3, 140, 9,			H K						<addr2>,<bank> <addr2>,<bank></bank></addr2></bank></addr2>	
	PH			3, 200, 70,			M						1>, <addr2>,<bank> <addr2>,<bank></bank></addr2></bank></addr2>	
	ID			7, 65, 208,			G	C 12	:00 ;			adiriz,		
	AP			2, 197, 0,					20; where		number	of byte	s to transfer 0-65535	
	MK	1220 data 1	160, 0, 13	<mark>2, 2, 200, 1</mark>	77, 122, 201		MI Jł		30 ; 40 : <add< td=""><td>r1&gt; =</td><td>&lt; = 0</td><td></td><td>bytes address 0–65535</td></add<>	r1> =	< = 0		bytes address 0–65535	
	FG			2, 162, 0, 2			JC	G 12	50; <add< td=""><td>r2&gt; =</td><td>ram star</td><td>t addre</td><td>ess 0-65535</td></add<>	r2> =	ram star	t addre	ess 0-65535	
	JA			5, 207, 208,			M		80 ; <ban 70 ;</ban 	k> = r		or 1700		
	JD			3, 128, 208,			PC		80 ; 90 ;		0-7 fo	or 1750	Barry Council Additions	
	DE IN			7, 48, 5,2 0, 2,232,1			EI	E 13	00; activ					
	OM			2, 24, 101, 1			0	J 13	10; deac 20;		ys 3302		0)	
	CE			0, 123, 32, 2			FI		30 ; on ex 40 ; areg		\$20 oka	ay .		
	EP			1, 8, 223,			LE	B 13	50 ; 60 ;		\$40 veri		r	
	JN	1310 data 1	140, 2,223	3, 141, 3, 2	23, 32, 242		GI	A 13	70 ; xreg/	yreg las	t compu	uter ad	dress	
	MN			<mark>4, 223, 141</mark> ,			G		80 ; 90 cmd	-	2		;expansion command	
	OD		242, 207, 20		3, 76, 72		DI	E 14	00 txtptr 10 areq	=	\$7a \$30c		current byte of basic text storage of a reg	
	AF		178, 173, (		16, 240, 4		LN	M 14	20 xreg	=	\$30d		;storage of x reg	
	OI EE			4, 4, 192, 3, 165, 2, 1					30 yreg 40 igone	=	\$30e \$308		;storage of y reg ;basic token eval	

EE 1360 data 140,

6, 223, 165,

2, 160,

0, 140

PL	1450 000	No.	\$df00	idmo controllor	PD	2330	ino	amd	
OJ .	1450 exp 1460 c64	-	\$0100 exp+2	;dma controller	AA	2330	inc inx	cmd	
DF	1470 ram	= 12	exp+4		CB	2350	Idy	#1	;dim in basic text
LA	1480 bank 1490 leng	-	exp+6 exp+7		JH	2360 2370;	bne	nxt	;search next command
CF	1500;		Reading.		NM	2380 ; we hav			
JL	1510 active 1520	= * Idx	# <parse< td=""><td></td><td>EN GN</td><td>2390 ; read pa 2400 ;</td><td>arame</td><td>ters</td><td></td></parse<>		EN GN	2390 ; read pa 2400 ;	arame	ters	
CA	1530	ldy	#>parse		DN	2410 found	= *		
LN	1540	сру	igone+1	;if page \$cf	KD	2420	iny		;update basic pointer
PD OI	1550 1560 ;	beq	inpl +	;already installed	FD OP	2430 2440	tya clc		
HG	1570	Ida	igone		EC	2450	adc	txtptr	
KG	1580	sta	oldvec+1		KH	2460	sta	txtptr	
HI CI	1590 1600	lda sta	igone + 1 oldvec + 2		AL GC	2470 2480 ;	bcc	nopage	
JC	1610	stx	igone		MD	2490	inc	txtptr + 1	
DE	1620	sty	igone+1		KD	2500 ;		- South	
EN IN	1630 ; 1640 inpl	= *			JK	2510 nopage 2520	= * jsr	getint	;get # bytes
OF	1650	rts			JD	2530	sty	leng	,get # Dytes
CP	1660;				FK	2540	sta	leng + 1	S. C. Martin
HL MO	1670 inact 1680	= * Idx	oldvec+1		BIBF	2550 2560	jsr sty	arg c64	;get c64 memory start
OP	1690	ldy	oldvec+1		EN	2570	sta	c64 + 1	
DE	1700	iny		;if \$ff is hi addr	KC	2580	jsr	arg	;get external ram start
FD OC	1710 1720 ;	beq	nogo	;don't restore	PN CG	2590 2600	sty sta	ram ram + 1	
NH	1730	dey			IB	2610	jsr	arg	;get bank
LK	1740	stx	igone		10	2620	cmp		;check if out of range
FM	1750	sty	igone + 1		KB	2630	beq	limit	
GF	1760 ; 1770 nogo	= *			GM	2640 ; 2650 toobig	= *		
AO	1780	rts			AA	2660	jmp	\$b248	;illegal quantity
EH	1790;				EO	2670;			
HB EH	1800 table 1810	= *	' 'stas' '		GN HK	2680 limit 2690	= * Ida	exp	
AD	1820	.byte			LM	2700		#\$10	;check ram size
GF	1830		' 'fetc' '		HF	2710	beq	r128	
EE	1840 1850	.byte	\$c8 ' 'swa' '		GB BE	2720 ; 2730	0014	#0	max bank for 512k + 1
EF	1860	.asc .byte			NN	2740	cpy bcc	#8 inside	;max bank for 512k +1
HN	1870	.asc	' 'compar' '		ED	2750;	2.0166		an it had the water that a series
BF	1880	.byte	\$c5,0		HG	2760 r128	= *	"	
IN LB	1890 ; 1900 oldvec	= *			KF IO	2770 2780	cpy bcs	#2 toobig	;max bank for 128k +1
LE	1910	jmp	\$ffff	;address set to old error vector on activation	MF	2790 ;	500	toobig	storter de la company de la
GP	1920;				MM	2800 inside	= *	1,4, 10%	in and we became more and
IN HJ	1930 parse 1940	= * Idy	#0	;scan basic text	KN JA	2810 2820	sty Ida	bank cmd	hardinal of a bran of the
OF	1950	sty	cmd	;initial command number	JF	2830	ldy	#0	and the second states of the second states
ND	1960	iny		;point to next character	OF	2840	sty	exp+10	;inc pointers
CL IB	1970 1980		(txtptr),y #'`@'`		OB FI	2850 2860	sty sei	exp+9 ;open ram	;no interrupts
NN			oldvec	;no leading @	HO		ldx	#\$f5	;under basic and kernel
GE	2000 ;				NK	2880	ldy	1	;old value
CF KF	2010 2020 ;	ldx	#0	;init table pointer	IN PD	2890	stx	1	;temp value
MO	2020 ; 2030 nxt	= *			DD	2900 2910	bit ora	exp #\$90	;reset dma controller ;form command
GP	2040	iny		;get next input character	CL	2920	sta	exp+1	one to the strain details and a set
CA	2050	Ida	(txtptr),y		JK	2930	Ida	txtptr	;dim in basic text
NI PA	2060 2070	sec sbc	table,x	;check text	KC MP	2940 2950 ;	bne	notb	international managers therein
MK	2080		last	;may be shifted	BO	2960	dec	txtptr + 1	;page boundry
AK	2090;	In		valiau aa far	AB	2970 ;		Constant.	
HL PN	2100 2110	inx bne	nxt	;okay so far ;loop for next match	OC MH	2980 notb 2990	= *	txtptr	;single byte
OL	2120;	5110		he op for none mator	DL	3000	Ida	exp	;return result
FL	2130 last	= *			ID	3010	sta	areg	
EO	2140 2150	sec	#\$80	;check for shifted ;check for shifted	DH	3020 3030	Ida	c64	;return last address ;accessed in computer
JG	2160	bne		;character	MG	3030	sta Ida	xreg c64 + 1	accessed in computer
AP	2170;		19 parties		IH	3050	sta	yreg	duct have be an interest of the stand
KM	2180	beq	found	;matchs string	LP	3060	sty	1	;restore ram configuration
EA NC	2190 ; 2200 ; no mat	tch fou	nd so advan	ce to	JP	3070 3080	cli	oldvec	;interrupts on ;back to basic
HC	2210; next co			Shall of the set of the set of the set of the		3090 ;	2		and the loss shirt and been and
CC	2220 ;		Press and		HG	3100 ;subrout	ine to	evaluate argu	ument
JB JJ	2230 skip 2240	= * Ida	table,x		MJ	3110 ; 3120 arg	= *		The same and same and the same second
FB	2250		nxcmd	;reached shifted char	HP	3130	jsr	\$aefd	;must have comma
KE	2260;				KL	3140;		Sale Person	The second s
KJ OF	2270 2280 ;	bed	oldvec	;error end of table	DC FD	3150 getint 3160	= *	\$ad9e	;eval expression
OM	2290	inx				3170	jsr jmp	\$ad9e \$b7f7	;eval expression ;fix it
GH	2300	bne	skip	;keep going	CO	3180;	1.14	a spinnes	
MH	2310 ; 2320 nxcmd	PBIL			CF	3190 .end			Son source in the store was
1001	LOLUTIACITIC	= *							

The Transactor